

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11A




FIG. 11B




FIG. 11C




FIG. 12A




FIG. 12B




FIG. 13




FIG. 14A




FIG. 14B




FIG. 15




FIG. 16




FIG. 17A




FIG. 17B




FIG. 17C




FIG. 17D




FIG. 17E




FIG. 17F





FIG. 17G






FIG. 171




FIG. 17J




FIG. 17K




FIG. 17L




FIG. 17M




FIG. 17N




FIG. 170




FIG. 18

Key Control Table

ID	APU Key	Key Mask
0	APU Key	Key Mask
1	APU Key	Key Mask
2	APU Key	Key Mask
3	...	...
4	...	...
5	...	...
6	...	...
7	APU Key	Key Mask

FIG. 19




FIG. 20

Memory Access Control Table

ID	Base	Size	Access Key	Access Key Mask
0	Base	Size	Access Key	Access Key Mask
1	Base	Size	Access Key	Access Key Mask
2	Base	Size	Access Key	Access Key Mask
...	...	...	...	...
63	Base	Size	Access Key	Access Key Mask

FIG. 21




FIG. 22

FIGURE 23: RENDERING





FIG. 23






FIG. 25




FIG. 26B

FIG. 26A




FIG. 27




FIG. 28